|  |
| --- |
| NetSpeed Gemini  Release Notes  Version: GEMINI-16.09  September 27, 2016 |

NetSpeed Gemini 16.09 Release Notes

About This Document

This document lists the release notes for NetSpeed Gemini. Using NetSpeed NocStudio, users can define NoC architectures, describe specifications and requirements, optimize the NoC design and finally generate the NoC IP files such as RTL, testbench, synthesis scripts, NoC IP documentation etc.

Audience

This document is intended for users of NocStudio:

* NoC Designers
* NoC Architects
* SoC Architects

Prerequisite

Before proceeding, you should generally understand:

* Basics of NetSpeed Gemini IP Technology

Related Documents

The following documents can be used as a reference to this document.

* NetSpeed NocStudio User Manual

Customer Support

For technical support about this product, please contact [support@netspeedsystems.com](mailto:support@netspeedsystems.com)

For general information about NetSpeed products refer to: [www.netspeedsystems.com](http://www.netspeedsystems.com)

**Contents**

[About This Document 2](#_Toc462776636)

[Audience 2](#_Toc462776637)

[Prerequisite 2](#_Toc462776638)

[Related Documents 2](#_Toc462776639)

[Customer Support 2](#_Toc462776640)

[1 Deliverables 6](#_Toc462776641)

[2 Installation 7](#_Toc462776642)

[3 Feature Updates 8](#_Toc462776643)

[3.1 NoC Construction Improvements 8](#_Toc462776644)

[3.1.1 Isolate and reduce congestion 8](#_Toc462776645)

[3.1.2 Automated FIFO sizing 8](#_Toc462776646)

[3.1.3 Automated tune\_links 8](#_Toc462776647)

[3.2 GUI Enhancements 8](#_Toc462776648)

[3.2.1 Hide toolbars to increase screen real estate 8](#_Toc462776649)

[3.2.2 Minimize the toolbars and the property panels to side tabs 8](#_Toc462776650)

[3.2.3 Hide inactive layers after mapping 8](#_Toc462776651)

[3.2.4 New way to add/remove link and port blockages in the Blockage View 9](#_Toc462776652)

[3.2.5 Collapse all the buttons to add the different agents and bridges to single ‘Add’ button 9](#_Toc462776653)

[3.2.6 Errored commands remain on console for editing 9](#_Toc462776654)

[3.2.7 Change color of link when clicked 9](#_Toc462776655)

[3.3 Multi-NoC 9](#_Toc462776656)

[3.4 Functional Safety 9](#_Toc462776657)

[3.5 Synchronizer Depth and FIFO Sizing 10](#_Toc462776658)

[3.6 Traffic Class Optimization 10](#_Toc462776659)

[3.7 User Defined System Resource Override 10](#_Toc462776660)

[3.8 New Verification Features and Updates 10](#_Toc462776661)

[3.8.1 LLC preload for fast initialization 10](#_Toc462776662)

[3.8.2 CCC/LLC Performance and Debug 11](#_Toc462776663)

[3.8.3 Verification `define to allow forcing of coherency connect in simulation 11](#_Toc462776664)

[3.8.4 Updated mailbox syntax 11](#_Toc462776665)

[3.9 32byte Fast Tap 11](#_Toc462776666)

[3.10 ACE optimization for DVM 11](#_Toc462776667)

[3.11 LLC Scratchpad Interleaving 12](#_Toc462776668)

[3.12 LLC Exclusive Support 12](#_Toc462776669)

[3.13 LLC Allocation Controls 12](#_Toc462776670)

[3.14 LLC Flush Engine 12](#_Toc462776671)

[3.15 LLC Indirect Access 12](#_Toc462776672)

[3.16 LLC MemCache Area Optimization 13](#_Toc462776673)

[3.17 IMG4 Master Protocol Support 13](#_Toc462776674)

[4 EDA Tool Compatibility 14](#_Toc462776675)

[5 Low Power Support 15](#_Toc462776676)

[6 Low Power Support: Coherency Components 16](#_Toc462776677)

[7 Errata 17](#_Toc462776678)

[7.1 AHB 17](#_Toc462776679)

[7.2 Priority Address Map 17](#_Toc462776680)

[7.3 GUI add\_bridge command doesn’t work properly 17](#_Toc462776681)

[7.4 NocStudio calculated FIFO\_depth may be 1 entry short 17](#_Toc462776682)

[8 Changes to Commands and Properties 18](#_Toc462776683)

[8.1 Command Changes 18](#_Toc462776684)

[8.2 Default Property Changes 18](#_Toc462776685)

[8.3 Mesh Property Changes 19](#_Toc462776686)

[8.4 Bridge Property Changes 20](#_Toc462776687)

[8.5 Host Property Changes 20](#_Toc462776688)

[8.6 Interface Property Changes 22](#_Toc462776689)

[8.7 Link Property Changes 22](#_Toc462776690)

[8.8 Router Property Changes 22](#_Toc462776691)

[8.9 VC Property Changes 22](#_Toc462776692)

# Deliverables

* NetSpeed NocStudio Package, N7 version supporting 16 layers and 256 bridges.
* NocStudio executable with interactive GUI.
* Verification checkers to be used in the DV environment.
* Sanity Test Bench.
* Documentation
  1. NocStudio User Manual: The User Guide describes how to set up a system using NocStudio and how to use it to generate NetSpeed IP.
  2. IP Integration Spec: The Integration Manual describes how to integrate a configured network into a larger subsystem.
  3. Technical Reference Manual: The Technical Reference Manual describes how the functionality of the various NoC elements, the features and functions available, and how to dynamically change the functions using the programmer’s mode.

# Installation

* NocStudio uses FlexLM based licensing.
  + Copy over the license file emailed separately into a folder, and point LM\_LICENSE\_FILE environment variable to this license file before launching NocStudio.
  + NOTE: When untarring Linux files, ensure it is done on a Linux machine. Untarring Linux files on a Windows machine causes problems with symbolic links.
  + The executable requires Linux CentOS 5.5 or higher.
* The release makes use of Qt libraries covered under LGPL:
  + <http://qt-project.org/downloads>

# Feature Updates

## NoC Construction Improvements

### Isolate and reduce congestion

NocStudio can now take special consideration while mapping high bandwidth traffic (based on the traffic rate or overall load on the transmitting and receiving interfaces) to isolate them from other traffic so as to reduce congestion in the NoC.

* The user can also sort traffic flows so as to map high bandwidth traffic flows first using the option “high\_rate\_traffic\_flows” in the sort order argument to the map\_opt command. NocStudio also automatically uses “high\_rate\_traffic\_flows” as one of the many sort orders to sort traffic flows in each iteration of map\_opt.
* The user can choose to make NocStudio avoid the mapping of high rate traffic flows and low rate traffic flows on the same VC as part of its mapping algorithm by using the “separate\_high\_rate\_traffic\_flows” argument in map\_opt.

### Automated FIFO sizing

Automatic sizing of FIFO depth on VC’s with high bandwidth traffic during tune\_links to prevent congestion in the NoC and head of line blocking.

### Automated tune\_links

*tune\_links* is now run automatically at the end of map\_opt to tune the link widths and FIFO depths. *tune\_links* is also a separate command that a customer can choose to run.

## GUI Enhancements

### Hide toolbars to increase screen real estate

Press Ctrl+H to hide/unhide the drawing toolbar and the top toolbar to increase the screen real estate.

### Minimize the toolbars and the property panels to side tabs

The drawing toolbar, top toolbar and the property toolbar can be minimized to the sides to appear as tabs.

### Hide inactive layers after mapping

The layers that don’t have any traffic mapped on them are automatically hidden after mapping.

### New way to add/remove link and port blockages in the Blockage View

In the blockage view, left click on a link to add/remove a link blockage (add/remove blockage to that link on all layers), and right click to add/remove a port blockage (add/remove blockage on the link only on the clicked layer).

### Collapse all the buttons to add the different agents and bridges to single ‘Add’ button

The add buttons of different agents (CCC, IOCB, DVM, LLC, Cache, Bridge and SIB) are all collapsed into one ‘Add’ button.

### Errored commands remain on console for editing

An errored command remains on the console so that the user can edit it rather than having to retype the entire command.

### Change color of link when clicked

When a link is clicked, its color changes to pink so that the user knows which link he is currently viewing the state/properties of.

## Multi-NoC

RTL from multiple NoCs can now be integrated into the same design for simulation. Each NoC must have a unique mesh name and the following NocStudio property setting:

prop\_default tag\_project\_name yes

Two or more NoCs can be integrated with no upper limit to the number of NoCs. Only one coherent NoC is supported per set of NoCs. Crux NoCs cannot be mixed with Orion/Gemini NoCs.

## Functional Safety

For safe and reliable operation of the device, NocStudio now supports:

1. End to end transport error checking, including Data/Sideband ECC Protection, Data/Sideband Parity Error Detection
2. Hop to hop error checking of packet fields
3. Error reporting

For more details, please refer to Chapter “Safety and Reliability” in the TRM.

## Synchronizer Depth and FIFO Sizing

NocStudio now supports programmable synchronizer depths, both for general synchronizers (ns\_demet.v) and for reset synchronizers (ns\_rst\_n.v). Users may select synchronizer depths, based on their own library/process requirements, on a per-clock-domain granularity.

## Traffic Class Optimization

In many cases, it may make sense to have requests and responses have different traffic classes. Traffic flows to memory, for instance, may want to have different traffic classes for the different requests. This is particularly true when different priorities are used for the traffic classes.

The response path may not need separate traffic classes. If a low priority response is stuck leaving the memory controller, it can block high priority responses as well. It will often make sense to have these responses share a single traffic class.

This can also significantly reduce area within a NoC. Traffic classes require separate virtual or physical channels, which requires more storage and possibly more links. While this may be useful for traffic going to memory, the expense of the response path may be unnecessary. And since data paths are often wider than request paths, this can be a significant area impact.

NocStudio allows each hop of a traffic flow to indicate a separate traffic class, to provide user with the flexibility to configure various requests and responses to either use different traffic classes or share them.

## User Defined System Resource Override

Support for user defined NOC system level resource for compatibility of families of products. In NoC synthesis flow, the tool automatically calculates the resource needed for a given project to provide the most optimized solution. But in terms of derivative or re-spin, due to some ECO changes, NocStudio may expand the resource (e.g. AID width). In order for the NocStudio to preserve the NOC resource, SOC architect/designer needs to predict the address width, AID width, User width, etc. and use mesh\_prop “sys\_\*\_width <N>” to override the System level NOC resource.

## New Verification Features and Updates

### LLC preload for fast initialization

Verification mechanism for 0-time backdoor preloading of LLC to enable fast initialization in RTL simulation.

### CCC/LLC Performance and Debug

Verification support for additional mailboxes providing visibility into CCC and LLC activity has been added.  This capability allows verification test benches to poll the mailbox to monitor for and obtain additional details about actions initiated within the CCC/LLC such as cache-line evictions.

### Verification `define to allow forcing of coherency connect in simulation

Verification support for `define to enable forcing of connection to coherent fabric in simulation for coherent masters that have ‘cc\_coherency\_connect’ as ‘register\_disconnected’. This allows ease of coherency testing when masters are not connected to coherency fabric by default.

### Updated mailbox syntax

A new argument “proj\_tag” has been added as follows:

Old syntax:

*`NS\_E2E\_CHECKER\_TOP.ns\_transaction\_src\_mbox.try\_get(ns\_src\_transaction)*

New syntax:

*`NS\_E2E\_CHECKER\_TOP.ns\_transaction\_src\_mbox[proj\_tag].try\_get(ns\_src\_transaction)*

where “*proj\_tag*” is a string that should be,

- Set to project\_name if the noc is using ‘*tag\_project\_name*’

- Set to an empty string if the noc is not using ‘*tag\_project\_name*’

## 32byte Fast Tap

Additional support for 32byte Fast Tap to reduce latency for wider ACE masters. Previous support was only for 16byte ACE masters. The Fast Tap is a more direct connection between an ACE master and the coherency controller. By having a direct connection, it is able to skip some of the network overhead of the system. Fast Tap does require dedicated wires as well as some additional storage, so it does not come for free. However, for many systems, the latency reduction may be worth the additional costs.

## ACE optimization for DVM

Additional optimization for ACE Masters with no DVM. While ACE masters are assumed to support DVM, it is possible to specify that an ACE master does not support DVM. A NocStudio bridge property for the ACE master bridge called *acem\_dvm\_support* can be set to no. When disabled, the ACE master will not receive DVM snoops, cannot generate DVM requests, and will not power up the DVM when it performs a coherency connect.

## LLC Scratchpad Interleaving

LLC Scratchpad now supports interleaving of address range across a RAM group. Part or all of the LLC can be configured as Scratchpad RAM. When multiple LLCs are added to a RAM group, it indicates that a single address range will be divided across the specified LLCs. Once the RAM group is created, an address range must be assigned to the RAM group. The range can now be divided and interleaved using slice bits or a hash function.

## LLC Exclusive Support

Pegasus can be configured to provide AXI Exclusive functionality (see AXI/ACE specification section A7) when it is configured as a memory cache. Exclusive sequences require a monitor per agent to track whether a line has been modified between an Exclusive read and the Exclusive write. Pegasus can be configured with a variable number of Exclusive monitors.

## LLC Allocation Controls

LLC supports way allocation controls. A new property called LLC Allocation Class is added in NocStudio to each master bridge that can talk to the LLC. This can be set to one of 8 allocation classes. Each allocation class has a set of allocation control capabilities which are programmable with defaults configurable in NocStudio. This includes selection of which ways in the cache a request can allocate into, as well as allocation rules. Pegasus also allows the option of controlling the allocation statically based on register setting or dynamically based on AXI control signals.

## LLC Flush Engine

Pegasus supports a hardware Flush Engine to flush and invalidate the entries of the LLC. The flush engine is controlled by the LLC Way Flush register. The waygroups that you want to flush can be written to the wayflush register, and it will trigger the flush engine. Once the flush process has completed, the way flush control register will reset to zero.

## LLC Indirect Access

Both the Data RAMs and Tag RAMs are accessible through register based accesses. This allows a backdoor method of reading or write the arrays, which can be useful for debug, DFT follow up, or even for controlling stimulus in a test. The register-based accesses use two sets of registers. It uses the indirect content registers, and the indirect trigger register. The content registers hold data to be written to the RAMs, or data read from the RAMs.

## LLC MemCache Area Optimization

The LLC can be configured to have a second slave port to allow a more latency optimized solution for coherent access in the memory cache mode. The second slave port is used when there are multiple masters talking to the LLC. This can happen in a variety of cases, including where CCC talks to LLC, but so do other masters in a memory cache mode. By using the second port, the CCC can talk directly to the LLC, allowing it to skip the bridges and routers if the ports are co-located in the same grid position in NocStudio. This can provide a significant performance improvement by reducing the latency of coherent requests.

## IMG4 Master Protocol Support

The new IMG4 master protocol is now supported.

# EDA Tool Compatibility

* Cadence EDA tools were used for verification and synthesis of this product.
* Compatibility testing has been done with VCS. Issues, if any, might be seen in the verification IP for specific configurations. The NetSpeed IP Integration specification lists the various defines to be used to enable / disable Verification IP. NetSpeed support will be available to resolve any issues.

# Low Power Support

* User regbus bridges are not currently fully supported in low power mode
* Multi-voltage: AHBLM master bridge, and IMG2bus, APB & AHB slave bridges do not implement multi-voltage support.
* Support has not been implemented for:
  + DVFS.
  + UPF power intent format
    - Impacts LP simulation and synthesis with Synopsys tools

# Low Power Support: Coherency Components

Gemini Low Power configurations have some restrictions. While voltage domain crossings can exist within a link or at the interface between a host and a bridge, Gemini does not currently support the voltage crossing between the host and bridge for Gemini IP (CCC, DVM, IOCB, LLC) or ACE bridges (ACE, ACE-lite, ACE-lite+DVM).

Gemini Low Power also currently expects that the coherent components are part of auto-wake power domains. If they are added to decode-error power domains, some coherent requests may fail. DVM requests, for instance, cannot handle decode errors.

# Errata

## AHB

There could be a deadlock between AHB master bridge and the AHB master if master is waiting for HREADY to be asserted before removing the BUSY command. Workaround: remove BUSY as soon as the next command is available.

## Priority Address Map

The Priority Address Map has a potential issue when some agents do not have access to a slave in a foreground range. Instead of getting a decode error when they attempt to access those ranges, they can hit against the background range and send the request to that slave.

## GUI add\_bridge command doesn’t work properly

An extra -bridge\_id string is invoked which results an GUI error. Please repeat the same command without the -bridge\_id to workaround the issue.

## NocStudio calculated FIFO\_depth may be 1 entry short

NocStudio automatically derived FIFO depth on link based on traffic requirement. When ILDC (In Link Domain Crosser) is enabled with ECC, the calculated FIFO depth may not be ideal. Please note that this issue only applies to NOC boundaries (i.e. master bridge --> router or router --> slave bridge). User can workaround it with increased FIFO depth using link\_prop fifo\_depth <depth> command.

# Changes to Commands and Properties

## Command Changes

|  |  |
| --- | --- |
| **Command Name** | **Comment** |
| add\_output\_reg\_across\_rtl\_group | Name change. Previous name was add\_output\_reg\_across\_rtlgroup |
| show\_project | New command to print the project name |
| set\_clock\_domain\_sync\_depth | New command to set the synchronizer depth of a clock domain |
| add\_ram\_group | New command to group LLC’s that work as RAM (scratchpad) |
| del\_ram\_group | New command to delete RAM groups |
| list\_ram\_group | New command to list the added RAM groups |
| map | This command has been deprecated |
| tune\_route | This command has been deprecated |
| tune\_links | This command has been deprecated |

## Default Property Changes

|  |  |  |
| --- | --- | --- |
| **Property Name** | **Default Value** | **Comment** |
| msg\_peak\_bw | 6.4 | This property has been deprecated |
| msg\_peak\_rate | 0.1 | This property has been deprecated |
| peak\_multiplier | 1 | New property to specify the default multiplier to calculate peak rate/bw from average rate/bw when the peak rate/bw is not specified |
| sync\_input\_register | no | New default property to enable or disable input registering at the bridge when there is no clock crossing at the bridge. |
| synchronizer\_depth | 2 | New property to specify the default value of synchronizer depth for all clock domains. |
| axi4m\_logical\_processors | 1 | New property to specify the default number of logical processors supported by the master bridge |
| axi4m\_exclusive\_support | Yes | New property to specify if a master has AXI exclusive support by default |
| sysc\_enable | no | Enable generation of SystemC LT model **(Special License needed)** |
| read\_burstiness | 1 | The default value for this property has been changed from 3 to 1 |

## Mesh Property Changes

|  |  |  |
| --- | --- | --- |
| **Property Name** | **Default Value** | **Comment** |
| compact\_regbus\_address\_space | Yes | Default value of this property has changed from No to Yes |
| extra\_bandwidth\_provisioning | 0 | Default value of this property has changed from 25 to 0 |
| sys\_r\_user\_bits\_per\_byte | -1 | New property to specify the default for the system R user width per byte. |
| sys\_r\_user\_width | -1 | New property to specify the default for the system R user width. |
| sys\_b\_user\_width | -1 | New property to specify the default for the system B user width |
| sys\_ar\_user\_width | -1 | New property to specify the default for the system AR user width |
| sys\_axi4\_aw\_aid\_width | -1 | New property to specify the default for the system AXI4 AW AID width. |
| sys\_mst\_id\_width | -1 | New property to specify the default for the system master ID width |
| sys\_aw\_user\_width | -1 | New property to specify the default for the system AW user width. |
| sys\_axi4\_addr\_width | -1 | New property to specify the default for the system AXI4 address width. |
| sys\_axi4\_ar\_aid\_width | -1 | New property to specify the default for the system AXI4 AR AID width. |
| sys\_w\_user\_bits\_per\_byte | -1 | New property to specify the default for the system W user width per byte. |
| stats\_level | High | New property to specify the default level of statistics collection in NocStudio performance simulator |
| errorcheck\_granularity | 502 | New property to specify the default upper limit of error check granularity **(Special license needed)** |

## Bridge Property Changes

|  |  |
| --- | --- |
| **Property Name** | **Comment** |
| axi4s\_logical\_id\_enb | New property that indicates whether logical ID is enabled for read and write requests to a slave bridge |
| sync\_input\_register | New property that enables input registering at the bridge when there is no clock crossing at the bridge |
| acem\_dvm\_support | New property that enabled ACE masters to have connections to the DVM block |
| axi4m\_logical\_processors | New property to specify the number of logical processors supported by the master bridge |
| axi4m\_exclusive\_support | New property to specify if a master has AXI exclusive support |
| axi4m\_llc\_allocation\_class | Name change. Previous name was llc\_allocation\_class |

## Host Property Changes

|  |  |
| --- | --- |
| **Property Name** | **Comment** |
| llc\_class\_write\_allocate | New property to specify how write allocation is controlled for each of the LLC classes. |
| llc\_class\_read\_allocate\_use\_arcache | New property to specify whether read allocation for each LLC class is controlled by the ARCACHE bits |
| llc\_class\_read\_allocate | New property to specify how read allocation is controlled for each of the LLC classes. |
| llc\_class\_write\_allocate\_use\_awcache | New property to specify whether write allocation for each LLC class is controlled by the AWCACHE bits. |
| llc\_second\_slave\_port\_connect | New property to specify which master connects to the second LLC slave port (if it exists) |
| llc\_slave\_port2\_read\_max\_outstanding | New property to specify the number of outstanding read requests the second LLC slave port can support from all sources. |
| llc\_slave\_port2\_write\_max\_outstanding | New property to specify the number of outstanding write requests the second LLC slave port can support from all sources |
| llc\_class0\_alloc\_waygroups | New property to specify which waygroups can be accessed by class 0 of the LLC |
| llc\_class1\_alloc\_waygroups | New property to specify which waygroups can be accessed by class 1 of the LLC |
| llc\_class2\_alloc\_waygroups | New property to specify which waygroups can be accessed by class 2 of the LLC |
| llc\_class3\_alloc\_waygroups | New property to specify which waygroups can be accessed by class 3 of the LLC |
| llc\_class4\_alloc\_waygroups | New property to specify which waygroups can be accessed by class 4 of the LLC |
| llc\_class5\_alloc\_waygroups | New property to specify which waygroups can be accessed by class 5 of the LLC |
| llc\_class6\_alloc\_waygroups | New property to specify which waygroups can be accessed by class 6 of the LLC |
| llc\_class7\_alloc\_waygroups | New property to specify which waygroups can be accessed by class 7 of the LLC |

## Interface Property Changes

|  |  |
| --- | --- |
| **Property Name** | **Comment** |
| internal\_pipeline | New property to decide the type of registering between switch and protocol side for each host interface. One of these options can be enabled to remove timing paths between switch and protocol processing logic. |

## Link Property Changes

None

## Router Property Changes

None

## VC Property Changes

None

2670 Seely Ave

Building 11

San Jose, CA 95134

(408) 914-6962

<http://www.netspeedsystems.com>